



# Announcements

Control circuit complete by Tuesday


# Pipelining




# Review: Single-Cycle MIPS Processor




# Review: Single-Cycle MIPS Processor




## Single-Cycle




# Review: Single-Cycle MIPS Processor




## Single-Cycle




# Review: Single-Cycle MIPS Processor




## Single-Cycle




# Review: Single-Cycle MIPS Processor




## Single-Cycle



# Review: Single-Cycle MIPS Processor




## Single-Cycle








# Review: Single-Cycle MIPS Processor





Single-Cycle





# Review: Single-Cycle MIPS Processor





# Review: Single-Cycle MIPS Processor



# Review: Single-Cycle MIPS Processor




# Review: Single-Cycle MIPS Processor




# Single-Cycle vs. Pipelined Performance


## Single-Cycle



## Pipelined




# Pipelined Processor



Same control unit as single-cycle processor


Signal preserved for pipeline stage where used

# Pipelining Abstraction





# Pipelining



STAGE F

STAGE D



STAGE E

STAGE M

STAGE W

M

W



add \$s3, \$t1, \$t2

lw \$s2, 40(\$0)

STAGE F

STAGE D



STAGE E

STAGE M

STAGE W

M

W



sub \$s4, \$s1, \$s5

add \$s3, \$t1, \$t2

lw \$s2, 40(\$0)


STAGE F

STAGE D

STAGE E

STAGE M

STAGE W



and \$s5, \$t5, \$t6

sub \$s4, \$s1, \$s5

add \$s3, \$t1, \$t2

lw \$s2, 40(\$0)

STAGE F

STAGE D


STAGE E

STAGE M

STAGE W

M


W




sw \$s6, 20(\$s1)  
and \$s5, \$t5, \$t6

sub \$s4, \$s1, \$s5  
add \$s3, \$t1, \$t2  
lw \$s2, 40(\$0)

# Data Hazards and Forwarding



# Data Hazards and Forwarding




STAGE F

STAGE D

STAGE E

STAGE M

STAGE W



```

sub $t2, $s0, $s5
or $t1, $s4, $s0
and $t0, $s0, $s1
add $s0, $s2, $s3

```



STAGE F

STAGE D


STAGE E

STAGE M

STAGE W

M

W



sub \$t2, \$s0, \$s5

or \$t1, \$s4, \$s0

and \$t0, \$s0, \$s1

add \$s0, \$s2, \$s3



STAGE F

STAGE D



STAGE E

STAGE M

STAGE W

M

W



sub \$t2, \$s0, \$s5

or \$t1, \$s4, \$s0

and \$t0, \$s0, \$s1

add \$s0, \$s2, \$s3



STAGE F

STAGE D


STAGE E

STAGE M

STAGE W

M

W



HAZARD UNIT

RegWrite(M) &&

rs(E) == rd(M)

sub \$t2, \$s0, \$s5  
or \$t1, \$s4, \$s0

and \$t0, \$s0, \$s1

add \$s0, \$s2, \$s3

STAGE F

STAGE D



STAGE E

STAGE M

STAGE W

M

W



sub \$t2, \$s0, \$s5

or \$t1, \$s4, \$s0

and \$t0, \$s0, \$s1

add \$s0, \$s2, \$s3

rs(E)

rd(M)

RegWrite(M)

HAZARD UNIT


STAGE F

STAGE D

STAGE E

STAGE M

STAGE W



sub \$t2, \$s0, \$s5

or \$t1, \$s4, \$s0

~~and \$t0, \$s0, \$s1~~

add \$s0, \$s2, \$s3


STAGE F

STAGE D

STAGE E

STAGE M

STAGE W




sub \$t2, \$s0, \$s5

or \$t1, \$s4, \$s0

and \$t0, \$s0, \$s1

add \$s0, \$s2




STAGE F

STAGE D

STAGE E

STAGE M

STAGE W



sub \$t2, \$s0, \$s5

or \$t1, \$s4, \$s0

and \$t0, \$s0, \$s1

add \$s0, \$s2

STAGE F

STAGE D



STAGE E

STAGE M

STAGE W

M

W



sub \$t2, \$s0, \$s5  
~~or \$t1, \$s4, \$s0~~  
~~and \$t0, \$s0, \$s1~~  
 add \$s0, \$s2, \$s3




STAGE F

STAGE D

STAGE E

STAGE M

STAGE W



`sub $t2, $s0, $s5`

~~`or $t1, $s4, $s0`~~

~~`and $t0, $s0, $s1`~~

~~`add $s0, $s2`~~


STAGE F

STAGE D

STAGE E

STAGE M

STAGE W




sub \$t2, \$s0, \$s5

or \$t1, \$s4, \$s0


and \$t0, \$s0, \$s1

add \$s0, \$s2.

# Data Hazards and Forwarding



# Stalling




STAGE F

STAGE D

STAGE E

STAGE M

STAGE W



```

sub $t2, $s0, $s5
or $t1, $s4, $s0
and $t0, $s0, $s1
lw $s0, 40($0)

```


STAGE F

STAGE D

STAGE E

STAGE M

STAGE W



or \$t1,\$s4,\$s0

and \$t0, \$s0, \$s1

lw \$s0, 40(\$0)