



Announcements

TA Application Time

TEPID Handout Updated







The Five Cycles of MIPS

- * Instruction Fetch
- * Instruction decode + Register fetch
- * Execute | Memory address | Branch
- * Memory access | R-type completion
- * Writeback

Complete Multicycle Processor



Complete Multicycle Controller FSM




CYCLE 0

IR := Memory[PC]
PC := PC + 4



CYCLE 1

A := Reg[IR[25:21]]
B := Reg[IR[20:16]]
ALUout := PC + sign-extend(IR[15:0])




CYCLE 2

ALUout := A + IR[15:0]

if A=B then
PC := ALUout

ALUout := A op B



CYCLE 3

SW:
Memory[ALUout] := B

LW:
MDR := Memory[ALUout]

Reg[IR[15:11]] := ALUout



CYCLE 4

Reg[[20:16]] := MDR

LW AND SW

BRANCH EQ


R-TYPE

* Instruction Fetch

IR := Memory[PC]
PC := PC + 4



S0: Fetch
Reset

- lorD = 0
- AluSrcA = 0
- ALUSrcB = 01
- ALUOp = 00
- PCSrc = 0
- IRWrite
- PCWrite



* Instruction Fetch

IR := Memory[PC]
PC := PC + 4



* Instruction decode and Register fetch


$A := \text{Reg}[\text{IR}[25:21]]$

$B := \text{Reg}[\text{IR}[20:16]]$

$\text{ALUout} := \text{PC} + \text{sign-extend}(\text{IR}[15:0])$

S1: Decode

ALUSrcA = 0
ALUSrcB = 11
ALUOp = 00



* Instruction decode and Register fetch


$A := \text{Reg}[\text{IR}[25:21]]$

$B := \text{Reg}[\text{IR}[20:16]]$

$\text{ALUout} := \text{PC} + \text{sign-extend}(\text{IR}[15:0])$



S1: Decode

ALUSrcA = 0
ALUSrcB = 11
ALUOp = 00





* Execute,
Memory address,
Branch completion

ALUout := A op B
 ALUout := A + IR[15:0]
 if A=B then PC := ALUout





* Execute,
 → Memory address,
 Branch completion

ALUout := A op B
 ALUout := A + IR[15:0]
 if A=B then PC := ALUout





→ Execute,
Memory address,
Branch completion

ALUout := A op B
ALUout := A + IR[15:0]
if A=B then PC := ALUout




* Execute,
Memory address,
Branch completion

ALUout := A op B
 ALUout := A + IR[15:0]
 if A=B then PC := ALUout




* Memory access R-type completion

LW: $MDR := \text{Memory}[\text{ALUout}]$
 SW: $\text{Memory}[\text{ALUout}] := B$
 R-type: $\text{Reg}[\text{IR}[15:11]] := \text{ALUout}$




* Memory access R-type completion

→ LW: $MDR := \text{Memory}[\text{ALUout}]$
 SW: $\text{Memory}[\text{ALUout}] := B$
 R-type: $\text{Reg}[\text{IR}[15:11]] := \text{ALUout}$





* Memory access R-type completion

LW: $MDR := \text{Memory}[\text{ALUout}]$
 SW: $\text{Memory}[\text{ALUout}] := B$
 R-type: $\text{Reg}[\text{IR}[15:11]] := \text{ALUout}$



* Memory access R-type completion



LW: $MDR := \text{Memory}[\text{ALUout}]$
 SW: $\text{Memory}[\text{ALUout}] := B$
 R-type: $\text{Reg}[\text{IR}[15:11]] := \text{ALUout}$



* Writeback

LW: $\text{Reg}[[20:16]] := \text{MDR}$

S4: Mem
Writeback




* Writeback

→ LW: $\text{Reg}[[20:16]] := \text{MDR}$


S4: Mem Writeback




RegDst = 0
MemtoReg = 1
RegWrite




Complete Multicycle Processor




Complete Multicycle Controller FSM







Implementing Multi-state Control



Complete Multicycle Controller FSM



Complete Multicycle Controller FSM



Implementing Multi-state Control

